The design and analysis of low power, high speed CMOS dynamic latch comparator is presented. The comparator combines the features of both, the resistive dividing network and differential current sensing comparator. The proposed design will improve the comparator performance by reducing the propagation delay, power dissipation.
INTRODUCTION
A
DESIGN OF THE COMPARATOR
The flow chart shows in Fig. 1 shows the step of designing the low power CMOS charge sharing dynamic latch comparator using 0.18ìm technology:
Low Power CMOS Dynamic Latch Comparator using 0.18ìm Technology

Design Specification
Choose proper aspect ratio, process parameters according to the technology used. Table I .
If the input of the comparator is greater than the reference voltage, Vref, it has to give an output of '1' and if the comparator input is less than reference voltage then the output of the comparator should be '0'.
SIMULATION RESULTS
Simulation of proposed design is done using the 0.18ìm CMOS technology. In this project, 1.8V supply voltage is used for operation and clock period is 10ns. During the process, speed of the comparator is 100MHz. This design can be used where low power, high speed and low propagation delay are the main requirements. Finally simulation results of the comparator are shows in Fig. 4 . The width of the transistor used is as in the Table I . This simulation result is compared to the previous work [2] . Table  III shows the comparison of present design results with previous work and shows an improvement in the present results. 
